LLMpediaThe first transparent, open encyclopedia generated by LLMs

FE-I4

Generated by GPT-5-mini
Note: This article was automatically generated by a large language model (LLM) from purely parametric knowledge (no retrieval). It may contain inaccuracies or hallucinations. This encyclopedia is part of a research project currently under review.
Article Genealogy
Parent: RD53 collaboration Hop 5
Expansion Funnel Raw 61 → Dedup 0 → NER 0 → Enqueued 0
1. Extracted61
2. After dedup0 (None)
3. After NER0 ()
4. Enqueued0 ()
FE-I4
NameFE-I4
TypePixel readout integrated circuit
DeveloperCERN consortium
Introduced2010s
Nodesize130 nm CMOS
ApplicationsLarge Hadron Collider, ATLAS experiment, CMS experiment

FE-I4

The FE-I4 is a high-density pixel readout integrated circuit designed for hybrid pixel detectors used in high-energy physics experiments at facilities such as CERN and installations like the Large Hadron Collider. It interfaces with pixel sensors to provide time-stamped hit information for tracking systems employed by collaborations including ATLAS Collaboration, CMS Collaboration, and testbeam groups associated with institutions such as DESY, SLAC National Accelerator Laboratory, and Fermilab. The design reflects requirements from experiments associated with the High-Luminosity Large Hadron Collider upgrade and leverages fabrication and testing resources from microelectronics groups at universities like University of Oxford, Imperial College London, and University of California, Berkeley.

Introduction

FE-I4 originated to meet readout requirements for the pixel detector upgrades in projects connected to the ATLAS experiment inner tracking systems and forward detectors. The device was commissioned in test campaigns coordinated with facilities such as the CERN Proton Synchrotron and beamlines at DESY and PSI. Development involved collaborations among laboratories including CERN, University of Bonn, University of Freiburg, University of Geneva, Lawrence Berkeley National Laboratory, and industry partners like TSMC and subcontractors in the European microelectronics supply chain. Specifications were driven by trigger schemes used in experiments at LHCb, ALICE, and upgrade R&D programs supported by funding agencies such as the European Research Council and national science foundations.

Design and Architecture

The FE-I4 architecture employs a matrix of pixels arranged to match hybrid sensor geometries used in modules for trackers at ATLAS and the Insertable B-Layer. Each pixel cell integrates a charge-sensitive amplifier, discriminator, and time-over-threshold counter, enabling time and amplitude encoding compatible with readout frameworks used by collaborations like ATLAS Tile Calorimeter and ATLAS Inner Detector groups. The chip implements digital control blocks for serial data transmission compliant with protocols developed by groups at CERN and firmware teams at institutions like University of Glasgow and University of Bonn. Clocking and synchronization follow timing systems used in experiments such as the Beam Conditions Monitor and the Trigger and Data Acquisition systems coordinated with Worldwide LHC Computing Grid workflows.

Fabrication and Materials

FE-I4 was produced in a 130 nm CMOS process qualified for radiation tolerance by semiconductor foundries associated with European microelectronics infrastructures. The design uses metallization and passivation stacks consistent with industry practices seen at facilities like Europractice and fabrication partners historically used by CERN Microelectronics Group. Hybridization pairs FE-I4 with planar silicon sensors and 3D sensors produced by groups at Fondazione Bruno Kessler, VTT Technical Research Centre of Finland, and FBK (Fondazione Bruno Kessler). Module assembly employed bump-bonding techniques developed at centers such as Istituto Nazionale di Ricerca Metrologica and industrial vendors active in particle-physics detector assembly.

Performance and Calibration

Characterization campaigns quantified noise performance, threshold dispersion, and time-walk using instrumentation at test facilities like CERN SPS, DESY Test Beam, and Fermilab Test Beam Facility. Calibration routines were implemented in firmware and software stacks developed by teams at University of Bonn, University of Manchester, and University of Geneva, integrating with data-quality frameworks used by ATLAS Performance Groups and offline reconstruction distributed via the Worldwide LHC Computing Grid. Measured parameters include time-over-threshold linearity, pixel-to-pixel uniformity, and double-hit resolution, benchmarked against requirements from tracking algorithms employed in ATLAS High Level Trigger and vertexing studies performed by groups at Universitat de Barcelona and University of Zurich.

Applications in Particle Physics Experiments

FE-I4 populated modules in upgraded pixel layers for the ATLAS experiment and provided readout for beam telescopes used by collaborations at CERN, DESY, and Fermilab for sensor R&D. Its integration supported physics programs spanning precision tracking for analyses such as Higgs boson property measurements by ATLAS Collaboration and searches for beyond-Standard-Model signatures investigated by CMS Collaboration teams. The chip was also adopted in test setups for radiation-hard sensor development coordinated with projects at HEPHY Vienna, University of Geneva, and industrial partners supplying silicon detectors to experiments like LHCb and ALICE.

Radiation Hardness and Reliability

Radiation qualification campaigns evaluated total ionizing dose and displacement damage effects in facilities including the CERN Proton Synchrotron, Trento Irradiation Facilities, and proton/neutron sources at Los Alamos National Laboratory and SCK CEN. Results guided mitigation through layout techniques and redundancy inspired by standards used in space electronics tested by agencies such as European Space Agency groups. Reliability studies included thermal cycling, single-event upset testing, and lifetime projections integrated into detector operations planning performed by ATLAS Pixel Detector maintenance teams and logistics coordinated with suppliers like ASML-equipped fabs.

Development History and Collaborations

The FE-I4 program evolved through multi-institutional consortia involving research groups at CERN, University of Bonn, University of Glasgow, University of Liverpool, University of Manchester, Istituto Nazionale di Fisica Nucleare, Lawrence Berkeley National Laboratory, and industrial partners providing fabrication and assembly services. Funding and oversight came from agencies and initiatives including the European Commission-backed projects, national research councils in the United Kingdom, Germany, Italy, France, and collaborative frameworks such as the Worldwide LHC Computing Grid and detector R&D networks coordinated by CERN Detector Technologies Group.

Category:Particle detector electronics